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Abstract
Future Systems on Chips (SoCs) will integrate a large
number of processor and storage cores onto a single chip
and require Networks on Chip (NoC) to support the heavy
communication demands of the system. The individual com-
ponents of the SoCs will be heterogeneous in nature with
widely varying functionality and communication require-
ments. The communication infrastructure should optimally
match communication patterns among these components
accounting for the individual component needs. In this pa-
per we present ×pipesCompiler, a tool for automati-
cally instantiating an application-speciﬁc NoC for hetero-
geneous Multi-Processor SoCs. The ×pipesCompiler
instantiates a network of building blocks from a library of
composable soft macros (switches, network interfaces and
links) described in SystemC at the cycle-accurate level. The
network components are optimized for that particular net-
work and support reliable, latency-insensitive operation.
Example systems with application-speciﬁc NoCs built using
the×pipesCompiler show large savings in area (factor
of 6.5), power (factor of 2.4) and latency (factor of 1.42)
when compared to a general-purpose mesh-based NoC ar-
chitecture.
Keywords: Systems on Chips, Networks on Chips,
latency-insensitive design, application-speciﬁc, SystemC.
1 Introduction
With increasing transistor density, the number of cores
on a chip and the communication demands between them is
rapidly increasing. System interconnect scalability is lim-
ited for state-of-the-art SoC communication architectures
based on shared communication resources. Networks on
chip (NoC) architectures have been proposed to address the
scalability challenge [1, 2, 3, 8]. NoCs are scalable and
compatible with design and reuse of cores, which is a criti-
cal feature required by SoC designers to meet tight time-to-
market constraints [4].
An important design decision for NoCs is the choice
of topology. Several researchers [10, 11, 12, 13] envision
NoCs as regular topologies (such as mesh networks and
fat trees), which are suitable for interconnecting homoge-
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Figure 1. Homogeneous CMPs and heteroge-
neous SoC applications
neous cores in a chip multiprocessor (Figure 1(a)). How-
ever, many SoCs involve heterogeneous cores having varied
functionality, size and communication requirements. If a
regular interconnect is designed to match the requirements
of few communication-hungry components, it is bound to
be largely over-designed with respect to the needs of the
remaining components. This is the main reason why most
current SoCs use irregular topologies like bridged busses
and/or dedicated point-to-point links [14].
As an example, consider the implementation of an
MPEG4 decoder [5], depicted in Figure 1(b), where blocks
are drawn roughly to scale and links represent inter-block
communication. First, the embedded memory (SDRAM)
is much larger than all other cores and it is a critical com-
munication bottleneck. Block sizes are highly non-uniform
and the ﬂoorplan does not match the regular, tile-based
ﬂoorplan shown in Figure 1(a). Second, the total com-
munication bandwidth to/from the embedded SDRAM is
much larger than that required for communication among
the other cores. Third, many neighboring blocks do not
need to communicate. Even though it may be possible to
implement MPEG4 onto a homogeneous fabric, there is
a signiﬁcant risk of either under-utilizing many tiles and
links, or, at the opposite extreme, of achieving poor perfor-
mance because of local congestion. These factors motivate
the use of an application-speciﬁc on-chip network [15].
With an application-speciﬁc network the designer is
faced with the additional task of designing network com-
ponents (e.g., switches) with different conﬁgurations (e.g.,
different I/Os, virtual channels, buffers) and interconnect-
ing them with links of uneven length. These steps require
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Figure 2. NoC architecture block diagram
signiﬁcant design time and the need to verify network com-
ponents and their communications for every design. In this
paper we describe a tool that bridges the design gap for het-
erogeneous application-speciﬁc NoCs.
The×pipesCompiler automatically instantiates net-
work components (routers, links, network interfaces) for a
speciﬁc NoC topology, using the ×pipes library of Sys-
temC soft macros deﬁned at the cycle-accurate and signal
accurate level [6]. The ×pipes library is aggressively de-
signed for high performance: links can be pipelined to an ar-
bitrary degree to decouple clock cycle time from worst-case
link delay (this mode of operation has been called latency
insensitive in recent literature [9]). Latency insensitive link-
level error control is fully supported, ensuring robustness
against communication errors.
Even though ×pipes can be instantiated as a high-
performance regular NoC, its most innovative feature is that
all its components are highly parameterized, and they can be
tailored to the communication needs of a speciﬁc architec-
ture. Thus, the ×pipesCompiler can instantiate opti-
mized NoCs. Signiﬁcant improvements in area, power and
latency are achieved with respect to regular NoC architec-
tures, as demonstrated by several case studies detailed in the
paper.
2 The ×pipes Architecture
In this section we present a brief description of the archi-
tecture of switches, links and network interfaces that form
the ×pipes library. We refer the reader to [6] for a de-
tailed description of these components. A conceptual pic-
ture of the network architecture is shown in Figure 2. It sup-
ports packet-switched communication, with source routing
and wormhole ﬂow-control. Source-based routing results
in lightweight switch implementations when compared to
dynamic routing and wormhole ﬂow-control results in re-
duced buffering at each switch. Cores can be plugged into
the network, provided they are OCP compliant [18] and the
network communication protocols are completely hidden to
the cores. The individual components are detailed below.
2.1 Network Interface
The Network Interface (NI) connects the core to the
NoC. It converts the end-to-end OCP transactions into pack-
ets that are to be transmitted through the network. The NI
builds the packet header using the routing information for
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Figure 3. Pipelined architecture of a switch
the destination stored in a look-up table. The packet is bro-
ken down into header and payload ﬂits and the ﬂits are in-
jected into the network at the rate of one ﬂit every clock
cycle. The NI synchronizes the network requests with the
consuming rate of the core. To keep the interface complex-
ity low, the NI supports only a single outstanding read oper-
ation, but an arbitrary number of write transactions can be
carried out after an outstanding read.
2.2 Switch Architecture
Switches in the ×pipes library are deeply pipelined to
maximize the operating frequency. The pipeline structure
for a single output module is shown in Figure 3, and the
structure is repeated for each output. Forward ﬂow control
is used and a ﬂit is transmitted to the next switch only when
adequate storage is available in that switch. Switches sup-
port multiple virtual channels and a physical link is assigned
to different virtual channels on a ﬂit-by-ﬂit basis, thereby
improving network throughput. The CRC decoders for error
detection work in parallel with the switch operation, thereby
hiding their impact on switch latency.
For latency insensitive operation, the switch has virtual
channel registers to store 2N+M ﬂits, where N is the num-
ber of link pipeline stages and M is an architecture depen-
dent parameter (12 cycles in our design). The reason is that
each transmitted ﬂit has to be acknowledged before being
discarded from the buffer. Before an ACK is received, the
ﬂit has to travel across the link (N cycles), an ACK/NACK
decision has to be taken at the destination switch (a por-
tion of M cycles), the ACK/NACK signal has to be propa-
gated back (N cycles) and recognized by the source switch
(remaining portion of M cycles). During this time, other
2N + M ﬂits are transmitted but not yet ACKed.
2.3 Link Architecture
The links of an irregular NoC are of varying lengths,
and it takes a varying number of clock cycles to traverse
the links. In order to maximize throughput, the links are
subdivided into basic segments that require a single clock
cycle for traversal, making the links latency insensitive by
pipelining ﬂits through them. This pipelining is applied to
both data and control lines. As previously discussed, the
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switches and network interfaces have enough buffering re-
sources and their functional correctness depends only on the
ﬂit arriving order and not on timing. This ensures a correct
latency insensitive operation of the whole system.
2.4 Instantiation-time Parameters
All network components can be specialized through
instantiation-time parameters. Some parameters are global
and they affect all component instances. Global parameters
are: ﬂit size, address space of cores, degree of redundancy
(minimum distance) of the CRC error-detection code to be
used on the links, number of bits used for packet sequence
count (for end-to-end ﬂow control), maximum number of
hops between any two network nodes (used for header siz-
ing), number of ﬂit types (to support special ﬂits, for in-
stance control ﬂits with no payload), number of packet types
(which can be used by higher level protocols).
As for the local parameters affecting single network
component instances, we have the following. For the net-
work interface: number of data and address lines and max-
imum burst length in the OCP connection between NI and
the core, type of interface (master/initiator, slave or both),
ﬂit buffer size in the output port (which enables the network
interface to continue packetization even when the network
link is congested) and content of the routing table. For the
switch: number of ports, number of virtual channels, link
buffer size for each port (which relates to the number of
pipeline stages in the corresponding link). For each link,
the number of stages can obviously be speciﬁed.
3 The ×pipesCompiler
The complete NoC design ﬂow is depicted in Figure 4.
From the speciﬁcation of an application, the designer (or
a high-level analysis and exploration tool) creates a high-
level view of the SoC ﬂoorplan, including nodes (with their
network interfaces), links and switches. Based on clock
speed target and link routing, the number of pipeline stages
for each link is also speciﬁed. The information on the
network architecture is speciﬁed in an input ﬁle for the
×pipesCompiler. Routing tables for the network in-
.module_sw -NAME=SW_0 -NPORT=3 -NVC=4
.module_sw -NAME=SW_1 -NPORT=2 -NVC=2
.module_sw -NAME=SW_2 -NPORT=3 -NVC=2
.module_sw -NAME=SW_3 -NPORT=5 -NVC=3
.module_sw -NAME=SW_4 -NPORT=4 -NVC=2
.module_lnk -NAME=lnk_0_1 -MAP=SW_0,0;SW_1,2 -NREP=3
.module_lnk -NAME=lnk_1_0 -MAP=SW_1,2;SW_0,0 -NREP=3
.module_lnk -NAME=lnk_2_0 -MAP=SW_2,3;SW_0,1 -NREP=2
.module_lnk -NAME=lnk_0_3 -MAP=SW_0,2;SW_3,0 -NREP=5
.module_lnk -NAME=lnk_0_4 -MAP=SW_0,3;SW_4,1 -NREP=2
.module_lnk -NAME=lnk_4_0 -MAP=SW_4,1;SW_0,3 -NREP=2
Figure 5. Example input speciﬁcation
terfaces are also speciﬁed. The tool takes as additional in-
put the SystemC library of soft components described in the
previous section. The output is a SystemC hierarchical de-
scription, which includes all switches, links, network nodes
and interfaces and speciﬁes their topological connectivity.
The ﬁnal description can then be compiled and simulated at
the cycle-accurate and signal-accurate level. At this point,
the description can be fed to back-end RTL synthesis tools
for silicon implementation (the details of the back-end syn-
thesis process are not covered in this paper).
In a nutshell, the×pipesCompiler generates a set of
network component instances which are custom-tailored to
the speciﬁcation contained in its input network description
ﬁle. Network instantiation follows a two-step procedure:
ﬁrst, the input ﬁle is parsed in to an internal data structure,
then the structure is traversed and the output is generated. In
the following subsections we describe these steps in more
detail.
3.1 Input Speciﬁcation and Parsing
The input ﬁle describes the cores, switches, links and
the relationships between them. From the designer’s view-
point, the implementation of the NI that connects a core to
the NoC is transparent. The ×pipesCompiler will in-
stantiate the needed NIs according to the type of the core
(Master, Slave, Master/Slave).
Example 1 Part of a simple input speciﬁcation is shown in Fig-
ure 5. Attributes of a switch are: name (-NAME), number of I/O
ports (-NPORT) and the number of virtual channels for each out-
put port (-NVC). The attributes of a link (.module lnk) are:
name (-NAME), the name and port number of the source and des-
tination switch for the link (-MAP), and the number of repeaters it
includes (-NREP).
While parsing the design description ﬁle, the
×pipesCompiler dynamically allocates a tree data
structure to store the necessary information for each object
of the design. Once the ﬁrst step has been executed and
no errors have been detected (like invalid parameters,
parameters missing, global parameters not deﬁned), the
×pipesCompiler processes the collected information,
as described in the following subsection.
3.2 Network instantiation
The ×pipesCompiler identiﬁes the different types
of switches, links and network interfaces that are required in
the design. Because all components are written in SystemC,
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Figure 7. Communication pattern of example designs
a single class is created for each type, and multiple objects
are instantiated whenever needed.
During network instantiation, the ×pipesCompiler
performs several optimizations to remove redundant logic
from the generic library components. For example, if a
switch has only an input link connected to a port, the logic
and buffers of the missing output port will not be gen-
erated. In the case of a custom-made irregular design,
this is a very valuable optimization that drastically reduces
hardware complexity. The optimized network component
classes are dynamically stored into arrays of structures.
For each object type, a recursive function processes the
tree of ﬁles from the leaves to the main object ﬁle (the root),
parsing each ﬁle and customizing it according to its type. It
is also during this step that the routing tables for each NI are
processed and converted into ﬁles that are to be included.
The top level (main.cc) of the design is then generated.
This ﬁle instantiates all objects of the design at run-time. It
also deﬁnes the signals needed to connect the objects ac-
cording to the design description ﬁle. Here again, if pos-
sible, the ×pipesCompiler will share the signals that
are common to all objects. In order to automate tracing of
signals, the debug command has been implemented, which
enables monitoring of any signal in the design.
Example 2 Referring to Example 1, Figure 6 shows how the net-
work is optimized by removal of redundant logic during instanti-
ation. Because port[1] of SW 0 has only an input connection
the×pipesCompilerwill not instantiate a PortOUT Block
that would be connected to this output. Similar optimization is per-
formed for an output-only port like port[3]: in each PortOUT
Block generated, the signals related to this non-existing input are
removed from the generic template ﬁles. The×pipesCompiler
will also optimize the size of each output buffer according to the
number of repeaters on each output link.
The time of execution of the ×pipesCompiler de-
pends on the design characteristics. For example, a regu-
lar topology such as a 16x16 mesh can be generated faster
than an application-speciﬁc topology with only few cores
and switches. But in absolute terms execution time is not
a major concern. For instance, for a custom design with 4
switches and 2 cores the execution time is about 2s on a Pen-
tium running at 1.8Ghz. For all our experiments, network
generation was completed in few minutes.
4 Experimental Validation and Case Studies
We consider three video processing applications:
Video Object Plane Decoder (VOPD), MPEG4 Decoder
(MPEG4) and Multi-Window Displayer (MWD), presented
in [5, 7], that are mapped onto cores. The communication
characteristics of these applications are shown in Figure 7,
with the edges annotated with the amount of data transferred
between the cores in MB/s. We manually developed cus-
tomized application-speciﬁc topologies that closely match
the applications’ communication characteristics. For com-
parison, we also developed a regular mesh NoC for each ap-
plication. The application designs with different NoC con-
ﬁgurations are shown in Figures 8-10.1
4.1 Application-Speciﬁc NoC Characterization
In the VOPD, about half the cores communicate to more
than a single core. This motivates the conﬁguration of
the custom NoC in Figure 8(b), having less than half the
number of switches than a regular mesh NoC. Also these
switches are much smaller than the mesh switches. In the
MPEG4 design considered, many of the cores communi-
cate with each other through the shared SDRAM. So a large
switch is used for connecting the SDRAM with other cores
(Figure 9(b)) with smaller switches for other cores. We
also consider an alternate custom NoC for MPEG4 (Fig-
ure 9(c)) which is an optimized mesh network, with super-
ﬂuous switches and switch I/Os removed. In the communi-
cation pattern of MWD, all but two cores communicate to
only one other core. So the custom NoC for MWD (Fig-
ure 10(b)) has only two switches.
4.2 Area-Power Analysis
We developed analytical models for estimating the
switch areas. The area calculations include the crossbar
area, buffer area, logic (including control) area. The models
take into account the nuances of individual switch conﬁgu-
rations and includes ﬁne granularity of details (like account-
ing for pipeline registers, cross points, etc).
1For clarity, we show link pipelining only in Figure 8 and we assume
NI as part of core in the experiments.
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The area estimates for the various NoC conﬁgurations
for 0.1µ technology is shown in Table 1. As custom VOPD
and MWD NoCs (generated by the ×pipesCompiler)
have relatively small number of switches, we obtain
signiﬁcant area improvement for the custom NoC. But for
the MPEG4, as each core communicates to many other
cores we have many switches and obtain only 1.69× area
improvement with the custom NoCs. We obtain an average
of 6.54× area savings for the custom NoCs when compared
to the mesh NoC.
We used ORION [16], a power modeling tool, for de-
veloping bit energy models for the switches. We use wiring
parameters from [17] to estimate link power dissipation. We
calculate the power dissipation for each NoC design, based
on the average trafﬁc (shown as edge annotations in Fig-
ure 7) through each network component for a supply voltage
of 1.8 V. The results of the power analysis is summarized in
Table 2. For VOPD and MWD we obtain power savings of
a factor of three, whereas for the MPEG4 the power sav-
Table 1. Area esti-
mates
appl type area rat.
mm2 mesh/cust
vopd mesh 1.26
cust 0.22 5.73
mpeg4-1 mesh 1.31
cust 0.86 1.52
mpeg4-2 mesh 1.31
cust 0.71 1.85
mwd mesh 1.22
cust 0.10 12.2
Table 2. Power es-
timates
appln topol pow rat.
mW mesh/cust
vopd mesh 108.74
cust 40.08 2.71
mpeg4-1 mesh 114.36
cust 110.66 1.03
mpeg4-2 mesh 114.36
cust 93.66 1.22
mwd mesh 25.9
cust 7.72 3.35
ings are smaller. The reason for lower savings in MPEG4
is that most of the trafﬁc traverses the bigger switches con-
nected to the memories. As power dissipation on a switch
increases non-linearly with increase in switch size there is
more power dissipation in the switches of custom NoC1 of
MPEG4 (that has an 8x8 switch) as compared to the mesh
NoC. However most of the trafﬁc traverses short links in this
custom NoC (Figure 9(b)), thereby giving marginal power
savings for the whole design.
4.3 SystemC Simulation Results
We performed cycle-accurate simulation of the SystemC
models of the NoCs generated by the×pipesCompiler.
We used trafﬁc generators to model the bursty nature of
the application trafﬁc, with average communication band-
width matching the applications’ average communication
bandwidth. Snapshots of SystemC simulations of mesh and
custom NoCs for some of the cores of VOPD are shown
in Figure 11(a). The time between transmission of a ﬂit
and its reception, which includes the switch delay, link de-
lay and contention delay, is marked in the ﬁgure. The
variation of average packet latency (for 64B packets, 32
bit ﬂits and 7 cycle switch delay) with link bandwidth is
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Figure 11. Simulation Results
shown in Figures 11(b)-11(d). application-speciﬁc NoCs
have lower packet latency as the average number of switch
and link traversals is lower. Moreover, the latency increases
more rapidly for the mesh NoCs with decrease in band-
width. With the custom NoCs we achieve an average of
30% savings in latency (measured at the minimum plotted
BW value). Also, custom NoCs have better link utilization
as seen in Figure 11(e).
5 Conclusions and Future Work
In this paper we have presented ×pipesCompiler,
a tool that automatically instantiates application-speciﬁc
NoCs. The tool bridges the design gap in building
application-speciﬁc NoCs that optimally match the commu-
nication requirements of the system. The network compo-
nents built are highly optimized for the particular NoC de-
sign, providing large savings in area, power and latency for
example designs. In the future we plan to enhance the tool
with automatic selection of network topology, thus provid-
ing a complete design ﬂow for heterogeneous NoCs.
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